

David Paz¹, Andy Wright²
Advisor – Prof. Arvind²

¹Department of Electrical and Computer Engineering, University of California, San Diego, San Diego, CA

²Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA

Introduction

What is a One-Dimensional Convolution?

$$y[n] = x[n] * h[n] = \sum_{k=-\infty}^{+\infty} x[k]h[n-k]$$

What is a Two-Dimensional Convolution?

$$y[m,n] = x[m,n] * k[m,n] = \sum_{j=-\infty}^{+\infty} \sum_{i=-\infty}^{+\infty} k[i,j]x[m-i,n-j]$$

Applications of Discrete Time Convolutions:

- Signal Processing
- Sound
- Image Processing
- Pattern and Edge Detection

What is an Accelerator?

- Highly optimized hardware accelerators are capable of increasing performance on very specific computational tasks by large factors over sequential instructions. These accelerators are often optimized for high performance and instructions per clock cycle.

One-Dimensional and Two-Dimensional Applications:

- Ideal for IoT and small devices to provide significant performance gains over sequential computations and flexibility over application-specific accelerators such as CNN accelerators.

Implementation

Bluespec System Verilog (BSV) has been used to develop the accelerator by implementing pipelined Full Binary/3D Tree structures.

- Bluespec Verilog Design
- Three-stage pipelined RISC-V processor
- Complete accelerator-memory interaction
- Internal Caching (2D Accelerator)
- Implemented on Kintex-7 KC705 Board



Results

Input Matrix Dimensions	Sequential Clock Cycle Count	Accelerator Clock Cycle Count	Speed-up
1x100	10,486	204	51x
1X1000	107,686	2,007	53x
1X10000	1,079,686	20,010	53x

Table 1. One Dimensional Convolution: 1x4 Kernel

Input Matrix Dimensions	Sequential Clock Cycle Count	Accelerator Clock Cycle Count	Speed-up
15x15	70,747	657	107x
30x30	249,802	2,248	111x
100x100	2,531,242	22,661	111x

Table 2. Two Dimensional Convolution: 3x3 Kernel

One-Dimensional Accelerator




Figure 1. One Dimensional - Full Binary Tree structure

Two-Dimensional Accelerator





Figure 2. Two Dimensional - 3D Tree structure

1D Accelerator Wrapper



2D Accelerator Wrapper




Figure 3. Interface connections

Conclusions

- Significant performance gains over sequential instruction executions by large factors.
- High-level interface offers users high customization options tailored specifically for their own applications
- Variable input and kernel matrices (more ideas for future work)

Acknowledgements

- Mentors: Arvind, PhD, Andy Wright (MIT, EECS); I would like to acknowledge the full support for this work provided by the MIT Summer Research Program (MSRP) and Bluespec for providing the software and tools.

